Abstract-A time-interleaved A-D converter (ADC) system is an effective way to implement a high-sampling-rate ADC with relatively slow circuits. In the system, several channel ADCs operate at interleaved sampling times as if they were effectively a single ADC operating at a much higher sampling rate. However, mismatches such as offset, gain mismatches among channel ADCs as well as timing skew of the clocks distributed to them degrade S/N of the ADC system as a whole. This paper analyzes the channel mismatch effects in the time-interleaved ADC system. Previous analysis showed the effect for each mismatch individually, however in this paper we derive explicit formulas for the mismatch effects when all of offset, gain and timing mismatches exist together. We have clarified that the gain and timing mismatch effects interact with each other but the offset mismatch effect is independent from them, and this can be seen clearly in frequency domain. We also discuss the bandwidth mismatch effect. The derived formulas can be used for calibration algorithms to compensate for the channel mismatch effects.
I. INTRODUCTION

E
LECTRONIC devices are continuously getting faster and accordingly, the need for instruments such as digitizing oscilloscopes and large scale integrated (LSI) circuit testers to measure their performance is growing. A-D converters (ADCs) incorporated in such instruments have to operate at a very high sampling rate. This paper studies theoretical issues of a time-interleaved ADC system where several channel ADCs operate at interleaved sampling times as if they were effectively a single ADC operating at a much higher sampling rate [1] - [7] . Fig. 1 shows such an ADC system where each channel ADCs ADC ADC ADC operates with one of phase clocks , respectively. The sampling rate of the ADC as a whole is times the channel sampling rate. This time-interleaved ADC system is an effective way to implement a high-sampling-rate ADC with relatively slow circuits, and is widely used. Ideally, characteristics of channel ADCs should be identical and clock skew should be zero. However, in reality there are mismatches such as offset, gain mismatches among channel ADCs as well as timing skew of the clocks distributed to them, which cause so-called pattern noise and significantly degrade S/N (effective bits) of the Manuscript received June 13, 2000; revised October 11, 2000 . This paper was recommended by Associate Editor G. Palumbo. N. Kurosawa, H. Kobayashi, K. Maruyama, and H. Sugawara are with the Department of Electronic Engineering, Gunma University, Kiryu 376-8515, Japan (e-mail: k_haruo@el.gunma-u.ac.jp).
K. Kobayashi is with Teratec Corporation, Tokyo 168-8501, Japan. Publisher Item Identifier S 1057-7122(01)02200-0. ADC system as a whole. Hence calibration often has to be incorporated to ensure uniformity among the characteristics of the channels. It is important to clarify the issues of the interleaved ADC architecture for designing the system. This channel mismatch in the interleaved ADC system may be called as system level mismatch or module level mismatch, while, for example, a random offset voltage in a CMOS differential pair circuit due to device size and threshold voltage mismatches may be called as circuit level mismatch. This paper first reviews interleaving issues, the effects of offset, gain and timing mismatches individually [4] - [11] . Then, we will derive explicit formulas for the mismatch effects when all of offset, gain and timing mismatches exist together, and show that the gain and timing mismatch effects interact each other but the offset mismatch effect is independent from them. We also analyze the bandwidth mismatch effect. The derived formulas can be used for calibration algorithms to compensate for the channel mismatch effects. In this paper, we concentrate on two-channel and four-channel interleaved systems because they cover most of the practical applications. Eight-channel or others may be sometimes used in practical situation, and the extension of the results here to an interleaved system of other channels is also possible.
Hereafter, we will use following notations: number of channel ADCs in the ADC system; pattern noise frequency of the ADC output; input frequency applied to the ADC system; sampling frequency of the ADC system; sampling frequency of each channel ADC.
II. INDIVIDUAL CHANNEL MISMATCH EFFECTS
This section reviews the effects of offset, gain and timing mismatches individually in interleaved ADC systems [4] - [11] . 
A. Offset Mismatch Effects
Suppose that the offsets of each channel are different and the other characteristics are identical (Fig. 2) . This mismatch causes fixed pattern noise in the ADC system. For a dc input, each channel may produce a different output code and the period of this error signal is . The pattern noise is almost independent of the input signal in time and frequency domains, and it is additive noise in time domain while in frequency domain it causes noise peaks at
The S/N degradation of the ADC system (total pattern-noise power) due to the offset mismatch is constant regardless of the input frequency and amplitude (Fig. 3) .
B. Gain Mismatch Effects
Suppose that the gains of each channel are different and the other characteristics are identical (Fig. 4) . If a sinusoidal input signal is applied to the system, the largest difference in channel outputs occurs at the peaks of the sine wave. As with the offset mismatch case, the basic error occurs with a period of but the magnitude of the error is modulated by the input frequency . Thus, the pattern noise due to gain mismatch is multiplicative in time domain-which is like amplitude modulation (AM) noise-while noise spectrum peaks are at depends on (Fig. 4) while the S/N degradation of the ADC system due to the gain mismatch is independent of (Fig. 3) . Also, note that in the offset mismatch case, the S/N degradation (noise power) is independent of the amplitude of the input but in the gain mismatch case, it depends on the amplitude.
C. Clock Timing Error Effects
There are two kinds of timing errors in an interleaved ADC system, clock skew (systematic error) and clock jitter (random error). Clock jitter effects are unavoidable in any ADC system but the interleaved architecture also suffers from clock skew effects. Suppose that the clocks have skews (Fig. 5 ). This skew causes noise in the ADC system, and in the time domain the largest error occurs when the input signal has the largest slew rate, or crosses zero, which is like phase modulation (PM) noise (Fig. 6 ). The envelope of the error signal is the largest at the zero-crossings with a period of . It is shifted by 90 deg compared to the gain mismatch case. In the frequency domain, as with the gain mismatch case, the basic error occurs with a period of and the magnitude of the error is modulated by the input frequency . The noise spectrum peaks are at
Note, that S/N degrades as increases (Fig. 3) . Remark: In offset and gain mismatch cases, the signal power at the output keeps constant as increases. On the other hand, in the timing skew case, the signal power at the output decreases as increases, while the total power of the signal and the error at the output keeps constant. 
III. COMBINED CHANNEL MISMATCH EFFECTS
In this section, we will derive explicit formulas for the mismatch effects when all of offset, gain and timing mismatches exist together, and show that the gain and timing mismatch effects interact each other but the offset mismatch effect is independent of them.
A. Two-channel Interleaved ADC
First, we consider a two-channel interleaved ADC system. Fig. 7 shows its configuration where each of two-channel ADCs (ADC , ADC ) operates with one of two-phase clocks ( , with a period of ), respectively. The sampling rate ( , where ) of the ADC as a whole is twice the channel sampling rate. However, as mentioned before, this interleaved ADC system suffers from channel mismatch effects [8] , [9] , [11] : gain mismatch, offset mismatch and timing mismatch. Ideally, ADC and ADC should be identical. However, in reality, their gains and offsets may be different from each other, and also the sampling timings may deviate from and . Let the gains of ADC , ADC be , respectively, and their offsets be , respectively. Also, let the sampling timing deviations from for ADC and for ADC be , respectively. Suppose that the input to the ADC is a sinusoidal signal . Then, the output of the two-channel interleaved system is given as follows: odd even .
(
Without loss of generality, we choose the timing reference so that . Then, we obtain the following:
where Remark: 1) given by (3) has four frequency components; the frequency of the first term in (3) is , that of the second term is , the third one is 0 (dc) and the fourth one is . In other words, the first term corresponds to signal while the second term is due to gain and timing mismatches and the third term is caused by the average offset of ADC and ADC while the fourth term is caused by offset mismatch. 2) Equation (3) that we have newly derived considers the gain, offset and timing mismatches together and hence this is a very general result. However, in previous references [5] , [6] , [8] - [11] each channel mismatch effect in interleaved ADC systems is discussed only individually. 3) From (3) we see that the effects of gain and timing mismatch interact each other while the offset mismatch effect is independent. 4) Numerical simulations show that (1) and (3) match exactly; in both cases, the power at dc is 47.959 dB, the power and phase at are 0.017 038 dB, 0.107 82 deg, those at are 23.1736 dB, 64.439 deg and those at are 54.8945 dB, 0.0 deg with the simulation conditions in the caption of Fig. 8 , where the simulated power spectrum is shown. 5) Fig. 9 shows numerical simulation result for the SNR due to gain mismatch and timing skew which would be useful for designing a two-channel interleaved system. In Fig. 9 , the horizontal axis indicates timing skew normalized by the input frequency , and the vertical axis shows the SNR of the two-channel interleaved ADC system with a parameter of gain mismatch . For example we can see in Fig. 9 that gain matching better than 0.1% is required to obtain SNR better than 54 dB for . Note that the offset mismatch effect is not included in Fig. 9 , however, it is independent of gain and timing mismatch effects and it can be simply added to them. Fact 1: The total power of the signal and noise at the whole system output is given by
Proof: See Appendix III.
B. Four-channel Interleaved ADC
Next, we consider a four-channel interleaved ADC system, and Fig. 10 shows its configuration. Similarly, let the gains of ADC , ADC , ADC , ADC be , , , , respectively, and their offsets be , , , , respectively. Also, let the sampling timing deviations be , , , respectively. Suppose that the input to the ADC is a sinusoidal signal . Then, the output of the four-channel interleaved system is given as follows: (4) where , and let
where Without loss of generality, we choose the timing reference so that Then, we obtain the following:
where and , , Fig. 11 , where the simulated power spectrum is shown.
3) Fig. 12 shows numerical simulation result for the SNR due to the gain mismatch and timing skew which would be useful for designing a four-channel interleaved system, as similar to Fig. 9 in two-channel case. Fact 2: The total power of the signal and noise at the whole system output is given by
Proof: See Appendix III
IV. BANDWIDTH MISMATCH EFFECT
In this section, we will introduce a rather new problem, bandwidth mismatch, in an interleaved ADC or an interleaved sampling system, and then we will derive the explicit formulas for its effects. Many electrical circuits can be approximated by a Fig. 11 . Simulation result of a four-channel time-interleaved ADC system with channel mismatches which verifies the correctness of our derived equation (6) . 8192-point FFT was performed with A = 1, G = 1, f =f = 499=8192, gain mismatches of ( = 0:03, = 00:02, = 0:0 and = 00:01), timing mismatches of (t = 5:0 2 10 , t = 02:0 2 10 , t = 0:0 and t = 03:0 2 10 ), and offset mismatches of (os = 2:0 2 10 , os = 1:0 2 10 , os = 03:0 2 10 and os = 1:0 2 10 ) in eqs. (4) and (5). first-order system (Fig. 13) . A typical example is an open-loop track/hold circuit in track mode, where the ON-resistance of the sampling switch and the hold capacitor constitute a first-order RC circuit. Here we assume that th channel ADC is approximated by a first-order system and its bandwidth is given by , which can be mismatched among channels while there are no mismatches of offset, dc gain and timing discussed in the previous sections. (The reader may argue that the approximation of an ADC to a first-order system might be too inaccurate, however, for a track/hold circuit in track mode this approximation is very reasonable and hence the discussion in this section is applicable at least to interleaved sampling systems which consist of an array of track/hold circuits.) Setting the dc gain of each channel to one, without loss of generality, and then the frequency transfer function of th channel is given by and for the input of , the output of th channel is given by where (7) (8) We see that the mismatch of the bandwidth among channels ( ) causes and mismatches. Note that and are functions of the input frequency as well as the bandwidth , and also note that when , and . Then, we will call the mismatch of as ac gain mismatch and also the mismatch of as ac phase mismatch. Remark that the ac gain mismatch is different from the gain mismatch discussed in Sections II and III in that ac gain mismatch depends on but the gain mismatch discussed before does not. Also, note that the ac phase mismatch due to the bandwidth mismatch is a nonlinear function of the input frequency while the phase mismatch due to the timing skew is its linear function.
A. Two-Channel Interleaved ADC
We consider a two-channel interleaved ADC system, where the bandwidth of each channel is given by and respectively [ Fig. 13(b) ]. Then, when an input of is applied, the output of the interleaved system is given by odd even (9) where , , and are defined in (7) and (8). Then we can obtain the following formulas: where Also, SNR due to the bandwith mismatch is given by
SNR dB
Remark: 1) Numerical simulation shows that (9) and (10) Fig. 15 shows numerical simulation result for SNR versus due to the bandwidth mismatch, which would be useful for the designer to know how much bandwidth mismatch is tolerable for a specified SNR. Note that our simulation shows that SNR does not depend on . Fact 3: The total power of the signal and noise at the whole system output is given by
Proof: See Appendix III. 
B. Four-channel Interleaved ADC
Next, we consider a four-channel interleaved ADC system, where the bandwidth of each channel is given by , and respectively. Then when the input of is applied, the output of the interleaved system is given by (11) where and , , , , , , and are defined in (7) and (8) . Then, we can obtain the following formulas: (12) where (cut-off frequency deviation among four channels). 8192-point FFT is performed, and f =f = 997=8192 is used. and and are defined in Appendix II. The SNR is given by
SNR dB
Remark: 1) Numerical simulation shows that (11) and (12) Fig. 16 , where the simulated power spectrum is shown.
2) Fig. 17 shows numerical simulation result for SNR versus (cut-off frequency deviation among four channels)/(average cut-off frequency) due to the bandwidth mismatch, which would be useful for the designer to know how much bandwidth mismatch is tolerable for a specified SNR. Note that our simulation shows that SNR does not depend on . Fact 4: The total power of the signal and noise at the whole system output is given by
V. CONCLUSION
We have analyzed the channel mismatch effects in the timeinterleaved ADC system, and derived explicit formulas for the mismatch effects when all of offset, gain and timing mismatches exist together. We have clarified that the gain and timing mismatch effects interact with each other but the offset mismatch effect is independent of them. Also, we discussed the bandwidth mismatch effect (ac mismatch effect). We have shown several graphs calculated from these formulas, which are useful for the designer to know how much mismatch is tolerable for a specified SNR. Finally, we remark that we are investigating the following as on-going projects for the time-interleaved ADC system:
• Combined channel mismatch effects for all four of offset, gain, timing and bandwidth.
• Channel linearity mismatch effects. [12] • Algorithms to measure mismatch values and compensate for them.
APPENDIX I
This appendix gives definitions of , , 
